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Yau and Tang have designed universal logic circuits 
(ULC's) of three variables with 8 I/0 pins. They assumed 
that only one variable was available as a free input 
variable in its true and complementary form, the others 
were available as fixed input variables and the circuit 
generated true and complementary outputs. Their design 
required 22 I/0 pins for a four-variable ULC, constructed 
from three variable ULCs. This paper descrived an algorithm 
for determining the input-pin connections, directly from 
the K-map of a given output function, for any n-variable ULC. 
Forslund and Waxman have designed a three-variable 
ULC using the theory of equivalence classes. They assumed 
that all the variables and their complements were available 
as inputs, and that they generated true and complementary 
outputs. With this assumption they required 7 I/0 pins 
for a ULC of three variables. Using the same theory and 
assumptions as stated above, this paper describes the 
design of a four-variable ULC from three-variable ULCs. 
This paper also describes the development of the circuit 
for realizing any n-variable function. 
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A logic element is said to be a universal logic 
circuit if it can realize any function of a fixed number 
1 
of variables by a mere variation of input-pin connections. 
Logic design with universal elements requires only one 
element for any function of a fixed number of variables 
for which that element is designed. Thus, using a univer-
sal element for the design of any function, one needs to 
change only the input connection pattern of the element, 
without making any changes to the logic circuit itself. 
A single ULC of a specific number of variables can be 
used to implement any function of that particular number 
of variables, and less, but not more. If, for example, a 
ULC is designed for 'N' variables, it will not only realize 
n-variable functions, but also, realize any function of less 
than n variables. 
It has been assumed that one input is available as a 
free input, in its true and complementary form, and the 
rest are available as fixed inputs. (l) It will be assumed 
in this paper that both true and complementary outputs of 
the function are available. With these assumptions the 
design of a three-variable ULC with 8 I/0 pins is described 
in Chapter II. In the same chapter, techniques are also 
given for the use of three-variable ULCs to design four-
variable ULC. It may be stated here that 22 I/0 pins are 
2 
required for this purpose. In addition, a new technique is 
given to determine the input-pin connections directly from 
the K-map of a given output function, for any n-variable 
ULCs. 
In Chapter III it is assumed that all variables and 
their complements are available as inputs. It is also 
assumed that for any output function true and complementary 
outputs are available. With these assumptions Forslund and 
Waxman( 2 ) partitioned 256 logic functions of three variables 
into 10 equivalence classes. They utilized the above data 
and designed a ULC of three variables with 7 I/0 pins. A 
design for a four-variable ULC using three-variable ULCs 
with 19 I/0 pins is presented in the same chapter. This 
ULC of four variables is compared with the ULC of four 
variables designed by Yau and Tang described in Chapter II. 
The above new design shows an advantage over that designed 
by Yau and Tang, in that it requires a lesser number of 
I/0 pins. But it does have the disadvantage of being more 
complex than the one designed by Yau and Tang. In the same 
chapter a new technique is given to develop a circuit which 
can realize any function of n variables with two and three-
variable ULCs. 
CHAPTER II 
USE OF THE K-MAP TO FIND INPUT PIN CONNECTIONS 
FOR ULC'S 
A) ULC of Three Variables 
3 
It is known that a logic function F(X,Y,Z) of three 
variables X,Y,Z can be expanded with respect to any two 
of the three variables X,Y,Z as follows: 
F(X,Y,Z) = XY F(O,O,z) +xi F(O,l,Z) 
(1) 
+ XY F(l,O,ZO + XY F(l,l,Z) 
The implementation of Equation (1) is shown in 
Figure 1, where I 0 , I 1 , I 2 
and I 3 are the functions F(O,O,Z), 
F(O,l,Z), F(l,O,Z) and F(l,l,Z), respectively. 
~ ~ j) A 
A ~ 
F v 4> F 
A ~ 
,A 
Figure 1: Three-Variable ULC (6 input pins) 
4 
The circuit shown in Figure 1 can realize any arbitrary 
three-variable logic function, F(X,Y,Z), if the terminals 
c 1 and c 2 are connected to fixed available inputs X and Y, 
respectively, and the 4 terminals r 0 , r 1 , r 2 , r 3 are connec-
ted to either Z, Z, 1 0 1 or 1 1 1 • The terminals which are 
connected to the fixed input variables are designed side 
terminals and those which are connected to available free 
inputs are designed front terminals. In Figure 1, 8 I/0 
pins are required for a ULC of three variables with the 
assumption that both true and complementary outputs of the 
functions are available. An example is given to show the 
method of determining the input connections of 4 front ter-
minals, when the output function of three variables is 
given. 
Example 
Let F (X, Y, Z) = [m ( 2, 4, 5) 
From the given output, the K-map of three variables 
can be drawn as shown in Figure 2. 
XY 
z 00 01 11 10 
0 1 1 
1 1 
Figure 2 
K-Map of Three-Variable Function 
Based on the above map (Figure 2) the output function 
can be written as: F = X Y Z + X Y . (lA) 
The proper connections of the front terminal of 
Figure 1 for the given output function can be found in 
the following way: 
F = X Y Z + X Y (lA) 
Parameter IO is defined as F(O,O,Z). Substituting 




I = l•O•Z + 0•1 0 
I = 0 0 
connected 
Il = z 
I2 = 1 
I3 = o. 
to logical 0. Similarly, 
(B) ULC of Four Variables Using Three-Variable ULCs 
5 
When only three-variable ULCs are available to realize 
a four-variable ULC, a slight modification becomes necessary 
as shown in Figure 3 and as explained below. 
The logic function of four variables is expanded as 
follows: 
F(X,Y,Z,W) =X F(O,Y,Z,W) +X F(l,Y,Z,W) (2) 
It can easily be seen that the above equation can be 
realized by ULC-3, provided the side terminals c1 and c 2 are 
both connected to the input variable X, and the front ter-
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Figure 3: Four Variable ULC Constructed From Three Variable 
ULCs (16 input pins) 
0'1 
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F(O,Y,Z,W) and F(l,Y,Z,W), respectively. In the Figure 
it can be noted that it requires 8 I/0 pins to realize 
the three-variable ULC and 22 I/0 pins to realize the four-
variable ULC, with the assumption that both true and com-
plementary output functions are available in each case. 
Example 2 explains the method of finding out the 
values of 8 front terminals for a ULC of four variables, 
if an output function of four variables is given. 
Example 2 
Let F(X,Y,Z,W) = rm(2,4,5,6,9,10,ll,l3) 




01 l l 1 
ll l 
10 1 1 l 
Figure 4 
K-Map of Four-Variable Function 
From the above K-map the function can be written as: 
F = X Z W + X Y Z + X Z W + X Y Z (3) 
Parameter r 0 is defined as F(O,O,O,W). Substituting 
X = 0, Y = 0 and Z = 0 in Equation 3, 
I 0 = I·O·W + 1·0·1 + O•l•W + 0•1•0 
= 0 
ro is connected to logical 0. 
Similarly, 
Il = w 
I2 = 1 
I3 = w 
I4 = w 
rs = 1 
I6 = w 
and I7 = 0 
Thus, from the above procedure the locations of the 
connections for the 8 front terminals of the ULC repre-
sented in Figure 3 are known. 
(C) An Algorithm for Input-Pin Connections Directly 
From the K-Map 
Taking the case of a ULC of a fixed number of varia-
8 
bles, as the side terminals of its circuit are always con-
nected to fixed input variables, the locations of these 
connections do not present a problem. For example in the 
case of a three-variable ULC 2 side terminals c1 and c 2 
are usually connected to X andY, respectively, independent 
of the value of the output function, while the front ter-
minals are always dependent on the value of the output 
functions. In the latter case the values are always any of 
4 possibilities, that is, (1) logical 0, (2) logical 1, (3) 
assertion of free variable and (4) negation of free variable. 
9 
As shown in Examples 1 and 2, to find the appropriate 
value of the front terminals for any number of variable ULC, 
the following procedure was followed. First, the given 
output function was simplified. After that, the different 
fixed variables values were substituted in the simplified 
equation according to the required terminal connection 
value. This procedure, as can be seen, is very laborious 
and time consuming. A procedure has been devised for 
detecting the appropriate values of the front terminals 
d . 1 f h f . f t. (S) 1rect y rom t e K-map o a g1ven output unc 1on . 
Logic function, F(X,Y,Z) of three variables X,Y,Z, can 
always be expanded with respect to any two of the three 
variables as follows: 
F(X,Y,Z) =X Y F(O,O,Z) +X Y F(O,l,Z) 
+X Y F(l,O,Z) +X Y F(l,l,Z) (4) 
where 
ro = z F(O,O,O) + z F(O,O,l) 
Il = Z F(O,l,O) + z F(O,l,l) (6) 
I2 = z F (1,0,0) + z F(l,O,l) 







and r 3 are functions of free variables only, (in 
this case Z), and each of these functions assume 1 of the 
4 possibilities, O,l,Z and Z. 
10 
The K-map of three variable function is shown. 
y 
z 00 01 11 10 
0 0 2 6 4 
1 1 3 7 5 
From Equation 6 and the K-map of a three-variable 
function shown above, it is seen that 
I = z 0 F (0) + z F (1) 
I = z F (2) + z F (3) 1 (7) 
I2 = z F ( 4) + z F (5) 
I = z F ( 6) + z F (7) 3 
It should be noted here that each front terminal con-
nection consists of a combination of even and odd index 
numbers of the related three-variable K-map while still re-
taining its consecutive character in increasing order. It 
can be seen from Equation 6 that the position of the free 
variable (Z in this case) is always the right-most position, 
and that the values of the free variable for each connection 
is in increasing order. 
Equation 7 shows that if both the index number values 
of a particular connection are 0, the values of those 
functions are also 0. In this case the particular front 
terminal is considered to be "biased to logical 0". Accor-
dingly, an identically similar situation arises when both the 
index number values are 1. Consider the case of a combination 
of index numbers 1 and 0. When this occurs either assertion of 
11 
the free variable i.e. Z or the negation of the free variable 
i.e. Z is connected to the input front terminal. If an 
even index number of a connection has a value 1, the nega-
tion of the free variable impl8 ents the function. If, on 
the other hand, an odd index number has a value 1, the 
assertion of the free variable implements the function. 
Consider the case of n-variable functions. Logic 
function F(X1 ,x2 , ••. ,Xm, ... ,Xn) of n variables x 1 ,x2 , •.• , 
X , ... ,X can always be expanded with respect to any n-1 
m n 
variables of the above n variables as follows: 
0 , • • • 0 , X ) + X 1x 2 . • • X . . • X 2 X l . . . F ( 0 , 0 , • • • , 0 , • • • 0 , n m n- n-
l,X } + • 
n 
. . . . . 
X 
m 
X F(l,l, ... l, .•. l,X} 
n-1 n 
F(x1 ,x2 , .•. ,xm, ... ,xn) = xlx2 
+ xl x2 X X n-2 X n-1 Il + m 
+ xl x2 X X n-1 I + . m m 
xl x2 X X I 2n-1_ 1 + . . . . . . n-1 m 
(8) 
X X Io m n-1 
. . . . . . . 




I 0 = xn F ( 0, 0, ..• , 0, .•. , 0, 0) + xn F ( 0, 0, ... , 0, ••. , 0, 1) 
I 1 = X n F ( 0 , 0 , ..• , 0, .•• , 0, 1, 0) + Xn F ( 0 , 0 , ..• , 0 , .•. , 0 , 1, 1) 
. . . . . . . . . . . . . . . . . . . . . . . . 
Irn = xn F ( 0 , 0, •.. , 1, .•• , 0, 0) + xn F ( 0 , 0, •.• , 1 , •.• , 0 , 1) 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . 
I 2n-1_ 1 = XnF (1,1, •.. ,1, ••• ,1,0) + XnF (1,1, •.• ,1, •.• ,1,1) 
(10) 
From Equation 10, 
I 0 =X F(O) +X F(l) n n 
I =X F(2) +X F(3) 1 n n (11) 
. . . . . . . . . . 
I =X F(2rn) +X F(2rn+l) 
rn n n 
=X F(2(2n-l_l)) +X F(2(2n-l_l) + 1) 
n n 
Each front terminal connection is made up of 2 conse-
cutive pairs of even and odd index numbers indicated in the 
K-rnap of that particular n-variable function, while still 
retaining its consecutive character in increasing order. 
The conditions here are similar to that of the three-variable 
function. It can be seen from Equation 10 that X is the 
n 
free variable. The values of the free variable for each 
connection are in increasing order, i.e. of 2 values, of 
the free variable, 0 and 1, the value 0 should be in the 
13 
first index number, and the value 1 should be in the second 
index number of each connection. Equation 11 shows that if 
both the index number values of a particular connection 
are 0, the values of those function are also 0. In a case 
like this that particular front terminal is considered to 
be biased to logical 0. Accordingly, an identically similar 
situation arises when both the index number values are 1. 
Take the case of a combination of index numbers 1 and 
0. When this occurs either the assertion or the negation 
of free variable is connected to input front terminal. If 
an even index number of a connection has a value 1 the 
negation of the free variable implements the function. If, 
on the other hand, an odd index number has a value 1, the 
assertion of the free variable implements the function. 
Based on the above discussion, a procedure is described 
below to detect front terminal connection values for any n-
variable ULC. 
First, the K-map of the n-variable function and the 
connection K-map involving n-1 variables are drawn. These 
maps are constructed as described below. 
The number of columns in the connection K-rnap are 
equal to the number of columns in the function K-rnap and 
14 
the number of rows in the connection K-map are half the 
number of rows in the function K-map. For example, for 
a four-variable function, the function K-map of four varia-
bles and the connection K-map of three variables are drawn. 
The number of columns in the connection K-map and in the 
function K-rnap are four each. The number of rows in the 




0 4 12 8 
1 5 13 9 Io I I6 I4 2 
3 7 15 11 
I I3 I7 I 1 5 
2 6 14 10 
Function K-Map Connection K-Map 
Second, one divides the even index numbers of the 
function K-map by two and arranges the resulting numbers 
in the corresponding blocks of the connection K-map. This 
gives the possible front terminal connections of the cir-
cuit. In the above example, the even index numbers of the 
function K-map are 0,2,4,6,8,10,12 and 14. Dividing these 
numbers by 2 the resulting numbers are 0,1,2,3,4,5,6, and 7, 
respectively. Arrangement of these resulting numbers in 
the corresponding blocks of the connection K-Map will give 
the front terminal connections of the circuit. 
Third, in the function K-map, if both the index 
numbers, which constitute a front terminal connection, are 
15 
both 0 or both 1, then that connection is biased to logical 
0 or logical 1, respectively. For example, in the four-
variable function K-map shown as follows, if the index 
numbers 4 and 5 are 0 then input terminal I 2 is biased to 
logical 0. In the same example, if the index numbers 8 and 
9 are 1 then input connection I 4 is biased to logical 1. 
00 01 11 10 
00 0 1 1 
01 0 0 1 
11 1 
10 0 
Fourth, if the 2 index numbers of the function K-map 
contains combination of 1 and 0 or 0 and 1, either the 
assertion or the negation of the free variable is connec-
ted to the input. If 1 occupies the block associated with 
the odd index number, the assertion of a free variable is 
connected to its associated input. If, on the other hand, 
1 occupies the block associated with the even index number 
the negation of the free variable is connected to that 
input. 
In the above example, the index number 12, of the func-
tion K-map has values 1 and that of 13, has value 0. Also, 
these index numbers constitute a front terminal connection 
I 6 • Since 1 occupies the block associated with the even 
index number, the negation of the free variable is connected 
to I • 
6 In the same example, blocks associated with the 
index numbers 2 and 3 contains 0 and 1, respectively. 
Since 1 is occupied by the block associated with the odd 
16 
index number, the connection I 1 is connected to the asser-
tion of the free variable. 
Based on the above procedure a generalized algorithm 
is presented. 
1) For a n-variable function the function 
K-map of n variables and the connection 
K-map of n-1 variables are drawn. 
2) Divide the even index numbers of the 
function K-map by 2. The resulting num-
bers are the numbered front terminal 
connections of the circuit. 
3) If both the index numbers which consti-
tute a front terminal connection are 0, 
or 1, then that connection is biased to 
logical 0, or 1, respectively. 
4) If the index numbers which constitute a 
front terminal connection contain com-
binations 1 and 0, either the assertion 
or the negation of a free variable imple-
ments the function. If 1 occupies the 
block associated with the odd index 
number, the assertion of the free varia-
ble is connected to its associated input. 
If 1 occupies the block associated with 
the even index number, the negation of the 
free variable is connected to that input. 
The Following Examples are Presented for Clarification 
X 
y 0 1 
0 0 2 
1 1 3 
Function K-Map 








I = y 0 
I = 1 1 














00 01 11 10 
z 
0 0 2 6 4 
1 1 3 7 5 
Function K-Map Connection K-Map 
(3) F(X,Y,Z} = Lm(0,3,4,5} 
XY 
z 
1 0 0 1 
0 1 0 1 
I = z 
0 
Il = z 
I = 1 2 
I3 = 0 
( 4} F(X,Y,Z) = Lm(l,2,5,6) 
XY 
z 
0 1 1 0 
1 0 0 1 
Io = z 








z w 00 01 11 10 
0 0 0 4 12 8 
0 1 1 3 13 9 
1 1 3 7 15 11 Io I2 I6 I4 
0 2 6 14 10 
I I3 I7 Is 1 1 
Function K-Map Connection K-Map 
(5) F(X,Y,Z,W) = ~m(0,2,3,5,6,8,11,13,14) 
XY 
z~ !if 
1 0 0 1 
0 1 1 0 
1 0 0 1 
1 1 1 0 
I = w I = w 0 4 
I = 1 Is = w 
1 
I2 = w I = w 6 
I3 = w I7 = w 




0 1 1 1 
1 1 1 0 
0 1 1 0 
1 0 0 0 
I = w I4 = w 0 
Il = w Is = 0 
I2 = 1 I6 = 1 
I 3 = w I7 = w 
Five Variables 
000 001 011 010 110 111 101 100 
00 0 4 12 8 24 28 20 16 
01 1 s 13 9 2S 29 21 17 
11 3 7 lS 11 27 31 23 19 
10 2 6 14 10 26 30 22 18 
Function K-Map 
I I2 I6 I I I IlO Is 0 4 12 14 
I I3 I7 Is Il3 I I I 1 15 11 9 
Connection K-Map 
21 
X = 1 
10 11 01 00 YZ X = 0 
or WV 
00 0 4 12 8 24 28 20 16 
01 1 s 13 9 2S 29 21 17 
11 3 7 1S 11 27 31 23 19 
10 2 6 14 10 26 30 22 18 
Function K-Map 
Io I2 I I4 6 Il2 Il4 
I I8 10 
Il I3 I7 Is Il3 IlS 




1 1 0 1 0 0 0 1 
0 0 1 0 1 1 1 0 
1 0 0 1 1 1 1 1 
0 1 0 1 0 0 0 0 
Io = v I8 = v 
Il = v I9 = v 
I2 = v IlO = v 
I3 = v I = v 11 
I4 = v Il2 = v 
Is = 1 Il3 = v 
I6 = v Il4 = v 
I7 = 0 Il5 = v 
22 
(8) F(X,Y,Z,W,V) = Lm(O,l,4,5,6,11,12,14,16,20,22,28,30,31) 
YZ 
wv X = 0 X = 1 
1 1 1 0 0 1 1 1 
1 1 0 0 0 0 0 0 
0 0 0 1 0 1 0 0 
0 1 1 0 0 1 1 0 
Is = 1 I = 8 
v 
I1 = 0 I9 = 0 
I2 = 1 I10 = v 
I3 = v I = v 11 
I4 = 0 I12 = 0 
I = v I = 0 5 13 
I6 = v I14 = v 
I = v I15 = 1 7 
23 
CHAPTER III 
DESIGN OF A ULC USING THE THEORY OF AN EQUIVALENCE CLASSES 
A) Equivalence Classes of Three Variables 
Two Boolean functions are of the same equivalence 
class if one of them can be obtained from the other by a 
process or permutation and combination of input variables. 
Hellerman partitioned 256 three-variable logic functions into 
80 equivalence classes. He assumed that only true variables 
are available as inputs and that they generate only true 
outputs. To achieve a reduction of the number of equivalence 
(2) 
classes, Forslund and Waxman assumed that both true and 
complement variables are available at the input, and that 
true and complementary logic functions are generated at 
the output. Biasing (to a logical 1 or 0) and duplication 
of input variables also enhance this reduction. The 
equivalence classes, defined in this way, get reduced from 
80 to 10 for three-variable logic functions. 
Table 1 shows 10 equivalence classes of three-variable 
functions. To realize each class it requires 3 input pins 




TEN EQUIVALENCE CLASSES OF THREE-VARIABLE FUNCTIONS 
TRUE COMPLEMENT 
1) XYZ X + y + 'Z" 
2) XYZ + XYZ X + y z + y z 
3) XYZ + XYZ. X y + X z + y z 
4) XY + YZ y + X Z 
5) XYZ + XYZ + XYZ XY + yz + xz + XYZ 
6) XYZ + YZ XY + y z + 'Yz 
7) XY + YZ + zx XY + xz + yz 
8) XYZ + xz + YZ YZ + xz + XYZ 
9) XY + ZY XY + YZ 
10) XYZ + XYZ + XYZ + XYZ XYZ + XYZ + XYZ + XYZ 
B) Design of a Three-Variable ULC 
As seen in Table 1, it requires 3 input pins and 2 
output pins in each circuit to realize 1 out ot 10 equiva-
lence classes. Accordingly, 10 different logic circuits 
would be required to realize all the 10 equivalence classes 
of the three-variable functions mentioned above. But a 
universal logic circuit can be realized only if the 3 input 
pin restriction was removed. The 10 functions can then be 
implemented with 1 logic circuit. In Figure 5, 4 three-
variable functions, each having different index numbers are 











SYNTHESIS OF THREE-VARIABLE FUNCTIONS FROM TWO-VARIABLE 
FUNCTIONS 
Figure 5 
Of the ensemble of two-variable function, 1 of each 
index number 0,2,3 is chosen as one capable of synthe-
sizing many three-variable functions. These are assembled 
26 
into a four-variable function. This can be done in 96 ways. 
This is shown in Figure 6. 
Four groups can be arranged as follows: 
0 1 BE tffij 3 2 1 3 
where 0,1,2,3 indicates group number. Each group can be 
arranged, as shown below. 
0-Group 1-Group 2-Group 3-Group 
E8 
SYNTHESIS OF FOUR-VARIABLE FUNCTIONS FROM TWO-VARIABLE 
FUNCTIONS 
Figure 6 





The 96 four-variable functions assembled (Figure 6) 
were studied to see the possible number of equivalence 
classes that could be available from them. It was seen 
that a minimum of 6 and a maximum of 9 equivalence classes 
were available( 2 ). The missing class in every case was 
the exclusive-or function. However, as shown in the dis-
cussion later, this missing class can be realized by the 
addition of an input variable in the function shown in 
Figure 7. 
The above description, therefore, clearly indicates 
that 4 input pins are required to realize 9 out of 10 
equivalence classes of three-variable functions. One of 
the 96 combinations of four-variable functions is shown 
in the accompanying K-map (Figure 7) where 9 out of 10 






1 1 1 
1 
K-MAP OF FOUR-VARIABLE 
FUNCTIONS 
(nine out of ten equivalence classes) 
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By simplifying the above K-map, the following function 
can be obtained: 
F = TUR + STR + STU + RSTU + RUST (12) 
It was stated in the above paragraph that only a 
maximum of 9 out of the 10 equivalence classes could be 
realized by 96 combinations as against the 10 equivalence 
classes of three variables shown in Table 1. Therefore, 
Figure 7 stands incomplete due to the missing exclusive-or 
function. A scrutiny of Figure 7 (the K-map in question) 
will show that the generation of an additional class can 
be achieved by the addition of a minterm to the function 
in Equation 12. This resolves itself into the fact that 
it requires 1 more input pin, to add the missing class. 
The resultant K-map, which could realize all the 10 equiva-
lence classes of three variables including an exclusive-or 
functions is shown in Figure 8. 
RS 
TU v = 0 
1 
1 
1 1 1 
1 
K-MAP OF FIVE VARIABLE FUNCTION 
v = 1 
1 
1 
1 1 1 
1 1 




By simplifying the above K-map (Figure 8) F = TUR + 
STR + STU + RSTU + RUST + RTSUV (13) 
The five-variable function,shown in Equation 13, can 
realize all the 10 equivalence classes of three-variables 
as shown. 
(1) F = XYZ 
By substituting 
R = X, s = Y, T = X, u = z and v = 0 
In Equation 13, F = X y z. 
Similarly, 
( 2) F = X(Y z + y Z) 
R = X, s = Y, T = 0, u = z and v ::: 0 
F = X(Y z + y Z) 
(3) F = X y z + X y z 
R = Y, s = Z, T = X, u = X and V ::: 0 
F = X y z + X y z 
(4) F = X y + y z 
R = 0, s = X, T = Y, u = Z, and V = 0 
F = X y + y z 
(5) F = X y z + X y z + X y z 
R = 1, s = X, T = Y, u = z and V = 0 
F = X y z + X y z + X y z 
(6) F = X y z + y z 
R = Y, s = Y, T = z I u = X, and V = 0 
F = X y z + y z 
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(7) F = X y + y z + z X 
R = X, s = Y, T = 1, u = z and v = 0 
F = X y + y z + z X 
( 8) F = X y z + X z + y z 
R = X, s = Y, T = z, u = 1 and v = 0 
F = X y z + X z + y z 
(9) F = X y + z y 
R = Y, s = X, T = z' u = z and v = 0 
F = X y + z y 
(1 0) F = X y z + X y z + X y z + X y z 
R = 1, s = X, T = Y, u = z and v = 1 
F = X y z + X y z + X y z + X y z 
Thus, it can be seen that Equation 13 realizes all the 
10 equivalence classes of three variables. The imple-
mentation of Equation 13 is shown in Figure 9. 
In Figure 9 it can be seen that the circuit requires 
5 input pins and 2 output pins, the latter representing 
true and complementary output functions, to realize all 
the 10 equivalence classes of three variables. In its 
present state the circuit becomes a universal logic cir-
cuit of three variables. 
A list of the pin connections for the circuit shown 
in Figure 9, for the 10 equivalence classes shown in Table 
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or logical zero tied to an associated pin. This table can 
be used to obtain all the 10 equivalence classes. 
TABLE 2 
























T u v 
X z 0 
0 0 
X X 0 
y z 0 
y z 0 
z X 0 
1 z 0 
z 1 0 
z z 0 
y z 1 
The ULC shown in Figure 9 can be used to realize any 
output function of three variables with the help of the 
ten representative functions of three variables. Figure 10 
shows the K-map of 10 representative functions of three 
variables. 
TRUE COMPLEMENTARY 
1) ~ 1 1 1 1 
1 1 
1 1 
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REPRESENTATIVE FUNCTIONS OF THE TEN EQUIVALENCE CLASSES 
Figure 10 
To realize any output function, first, the given 
function is simplified, and the equivalence class found 
from Table 1 and Figure 10. Then from Table 2, the 
related term(s) of Equation 13 is/are obtained. Then by 
connecting the input pin with proper available input 
variables (or their complement) , the required output 
function is realized. In addition, Table 1 and Figure 10 
can be utilized to locate the output pin, which will give 
the desired output function. An example is given below 
to illustrate the above procedure. 
Example 1: 




F = X Y Z + X Y Z + X Y Z (14) 
From Table 1 and Figure 10 it is seen that the output 
function obtained is of the equivalence class number 5. 
Further from Table 2 it is found that the value of R is 1 
and V is 0. Substituting these values in Equation 13 it 
is seen that the terms S T U + S T U + U S T . (14A) 
give the desired output function, provided the input varia-
bles are substituted in the manner shown below (this is done 
by trial and error method). Substituting Y for T, X for S 
and z for U, Equation 14A can be written as follows: 
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F = X Z Y + X Y Z + X Y Z 
This is the desired output function. Further from Table 1 
and Figure 10 it can be seen that the desired output func-
tion is located on the true output pin (F of Figure 9). 
C) Design of a Four-Variable ULC Using 2 Three-Variable 
ULCs. 
In the previous section the design of a three-variable 
ULC with 7 I/0 pins was discussed(2). It is now proposed to 
consider the design of a ULC of four variables, using 2 three-
variable ULCs. 
Lemma - 1: 
as: 
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Using Lemma 1, four variable functions can be written 
F(W,X,Y,Z) = W F(O,X,Y,Z) + W F (l,X,Y,Z) 
(15) 
=Wg+Wh 
Equation 15 presents a decomposition of four-variable func-
tions into 2, three-variable functions, g and h. 
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Figure ll: Block Diagram of Four-Variable ULC 
Thus, as shown in Figure ll, it requires 2 three-variable 
ULCs and a two-variable ULC. One of the three-variable 
ULC may be used for realizing all the 10 equivalence of 
three variables for part g of Equation 15, and the other 
for realizing part h of the equation. A two variable ULC 
is used to connect the proper outputs of part g and h with 
the fourth input variable as shown in Figure ll. A complete 
implementation of Figure ll is shown in Figure 12. The 
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circuit shown here could be used to realize two, three, 
or four-variable functions. In Figure (12) it can be seen 
that 5 I/0 pins are required to realize a two-variable 
function, 7 I/0 pins to realize a three-variable function 
and 19 I/0 pins to realize a four-variable function. In 
all the cases the generated output function appears in 
true and complemented form. A brief description of the 
procedure for using Figure 12 to realize a given four-
variable function is given. 
The given function of four variables should be decom-
posed into two three-variable function. Each of the three-
variable functions has to be simplified. The three-
variable function with W is designated as g while that with 
W is designated as h. From Figure 10 and Table 1, the 
number of the equivalence class of part g and part h are 
found. Then from Table 2 the related term(s) of Equation 
13 for part g and h is /are found. Then by manipulating the 
input terminals with available inputs, the required output 
can be determined. From Table 1 and Figure 10 the type of 
output (i.e. whether it is true or complementary) can be 
found. The corresponding output pins of modules g and h 
are connected to I 0 and I 1 , respectively. The output ter-
minals of module 3 will give the desired output of a four-
variable function. The following example is given to illus-
trate the procedure described above. 

















1\ ~ v g ~ 





Figure 12: Four Variable ULC Constructed From 
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The function is decomposed into 2 three-variable 
functions as F = Wg + Wh. By simplifying g and h, F can 
be written as F = W(X + Y Z) + W(X Y Z + X Y Z + X Y z + 
X y Z). 
By using Table 1 and Figure 10 it is seen that g 
belongs to the equivalence class number 4, while h belongs 
to equivalence class number 10. Further from Table 1 and 
Figure 10 it can be shown that 
F=Wg+Wh. (17) 
From Table 2 it is found that R = 0 and V = 0. Sub-
stituting these values in Equation 13 the required g part 
can be obtained provided the input terminals are manipula-
ted as S = z, T = X and U = Y. It is known from Equation 
17 that the desired output of g part is on the complementary 
p1n. Further from Table 2 it is seen that the terms S T U + 
R s T u + R U S T + R T S U V of Equation 13 give the required 
h part of the output function, if S is connected with X, T 
with Y, u with z and V with 1. Also, from Equation 17 it is 
known that the desired output function of h part is on the 
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complementary pin. The 2 outpins of module g and h are 
connected to I and I of module 3, respectively. Thus, 
0 1 
the desired output function is obtained on the output pins 
of module 3. 
The development of a circuit using two and three-
variable ULC, which can realize a function of n variables 
is given. First, decompose the given function by reducing 
one variable at a time until it attains the form of three-
variable functions. Then the outputs of the concerned num-
ber of three-variable ULCs are connected to the correspon-
ding number of two-variable ULCs. The desired function 
is obtained on the final output pins. This is illustrated 
by the following example: 
On further decomposition 
+ X h 2 2 
(16) 
(17) 
In Equation 17 g and h parts are now functions of 
three variables. The implementation of which is partly 
shown in Figure 13 which is the total implementation of the 















































h are connected to I 2 and I 3 of the corresponding two-2 
variable ULC which will result in module g 1 . Similarly, 
the output terminals of modules realizing g 3 and h 3 are 
connected to the input terminals I and I 5 of the corres-4 
ponding two-variable ULC which will in turn result in module 
h 1 . Thus, the resultant modules g1 and h 1 are but an imple-
mentation of Equation 17. The output terminals of modules 
g 1 and h 1 are then connected to I 0 and I 1 of the corres-
ponding ULC of two-variable. The final output pins will 




In Chapter II, the ULC of three variables, designed by 
Yau and Tang, has been presented. They have assumed that 
any one variable and its complement are available as a free 
input variable and that the remaining two variables are 
available as fixed input variables. In the same chapter, 
the design of a four-variable ULC using three-variable 
ULCs has also been described. The existing procedure for 
finding the proper value of each front terminal connection 
for the three and four-variable ULCs, has been described. 
A new method for determining the value of front terminal 
connections for Yau and Tang's ULC, directly from the K-map 
of a given output function, has been devised and explained 
in detail. 
In Chapter III the design of a ULC of three-variables, 
using the theory of equivalence classes, with the assumption 
that all variables and their complements are available as 
inputs, has been described( 2 ). In the same chapter the 
design of a four-variable ULC using two three-variable ULCs, 
has also been presented. A method for developing a cir-
cuit to realize n-variable functions has been added. 
It is proposed in this chapter to draw a comparison 
between the ULC of four variables designed by Yau and Tang, 
and that designed by using the theory of equivalence classes. 
To effectively accomplish this, it is assumed that both true 
and complementary inputs are available in each case. 
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Yau and Tang, in their design of the four-variable ULC, 
have used three-variable ULCs applying the theory of decom-
position and using 22 I/0 pins. In this paper it has been 
found possible to achieve the same result by combining the 
theories of decomposition and equivalence classes and using 
19 I/0 pins. This alternative procedure suggested above 
involves simplification, correlation and the consequent use 
of a lesser number of input pins. A detailed comparison is 
shown. 
Figure 12 
(1) 2 modules of three-variable 
ULCs and 1 module of two-
variable ULC are required 
to realize a four-variable 
function. 
(2) 13 input pins are needed to 
realize a four-variable 
function. 
(3) 6 output pins are required 
to realize a four-variable 
function, with the assump-
tion that both, true and 
complementary output func-
tions are generated in each 
module. 
{4) For every output function 
of four variables, there 
is need to compute 10 
input connections. 
{5) The appropriate value of 
front terminals connec-
tion cannot be readily 
determined. 
Figure 3 
3 modules of three-
variable ULCs are 
required to realize 
a four-variable 
function. 
16 input pins are 
needed to realize a 
four-variable function. 
6 output pins are needed 
to realize a four-
variable function, with 
the assumption that both 
true and complementary 
output functions are 
generated in each module. 
For every output function 
of four-variables, there 
is need to compute 8 in-
put connections. 
The appropriate value of 
front terminals connec-
tion can be readily 
determined. 
(6) Assumption is made that 
all variables and their 
complements are avail-
able as inputs. 
(7) 7 I/0 pins are required 
for a ULC of three 
variables. 
(8) A greater degree of 
universability is 
achieved since it could 
realize all the func-
tions of two, three, and 
four variables. 
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Assumption is made that 
any one variable and 
its complement are 
available as free input 
variables, and that the 
rest are available as 
fixed input variables. 
8 I/0 pins are required 
for a ULC of three 
variables. 
Universality is limited 
because it can realize 
the functions of three 
and four variables only. 
Thus, in conclusion, it can be stated that an alterna-
tive procedure is possible with greater flexibility and 
universality and involving a lesser number of I/0 pins. 
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